Reported herein is the architecture for a nonvolatile n-type memory paper field-effect transistor. The device was built via the hybrid integration of natural cellulose fibers (pine and eucalyptus fibers embedded in resin with ionic additives), which act simultaneously as substrate and gate dielectric, using passive and active semiconductors, respectively, as well as amorphous indium zinc and gallium indium zinc oxides for the gate electrode and channel layer, respectively. This was complemented by the use of continuous patterned metal layers as source/drain electrodes.
Introduction
Ever since the pioneering work of Kahng and Sze [1] in 1967, in which they proposed the first floating gate memory device, major changes have transpired in the microelectronics memory industry involving either the need for high-performance devices within a nanoscale range or the need to turn the available devices into low-cost, flexible, disposable devices. In the first case, the driving force is centred in the development of higher-permittivity dielectrics [2] , such as ferroelectric crystals [3] , or of novel complex oxides [4, 5] to replace silicon dioxide in the next generation of complementary metal-oxide semiconductor (CMOS) nanoscale devices. Apart from that, novel approaches involving either the use of carbon nanotubes [6] or nanowires with high-dielectric oxide as a first step towards the ultra-high integration density of threedimensional (3D) ferroelectric random-access memories (RAMs) [7, 8] are also being tried out. In spite of the excellent electronic performance demonstrated by the aforementioned devices, their fabrication processes require the use of high temperatures. As such, they are not compatible with low-cost flexible substrates.
In the second case, the main motivation is low-end applications where low-cost, flexible, lightweight, and lowtemperature processing are the driving forces rather than the pursuit of outstanding-electronic-performance devices. These demands are mainly fulfilled by organic devices, which have been tried several times to be used as memories. Some examples of such devices are the electrochromic conducting polymers that have been used to write and read information [9] , molecular electronic random-access memory circuits for storing and retrieving information [10] , and organic memory transistors, such as the ones based on the gold nanoparticle pentacene [11, 12] , aiming to produce nonvolatile memories [13] . Nevertheless, all these organic memory devices, even for low-performance electronic applications, still suffer from low carrier mobility (below 3-7 cm 2 V -1 s -1 ), which limits the device switching time, besides exhibiting low charge retention times (ranging from 4,500 s [10] to about one week for polymer ferroelectric fieldeffect transistors [14] ), which limits their application fields.
Reported herein is the production of self-sustained hybrid natural-cellulose-fiber inorganic-floating-gate memory field-effect transistors [15] [16] [17] [18] and read many times and whose electronic performance surpasses that of the known organic devices, making this inexpensive, lightweight, and flexible memory technology viable for a wide range of disposable devices. This opens a new field of applications for natural cellulose fibers, the earth's major biopolymers [19] and the material that is known to be the lightest, cheapest, and easiest to recycle. In spite of the strong interest in the use of paper in disposable low-cost electronics, it is still mainly used to this day in static applications, either as a substrate for the physical support of processing devices, such as for organic thin-film transistors (TFTs) [20] , logic circuits [21] , and electrochromic displays [22] , or as an active static media in thinfilm flexible Li batteries [23] . To use paper as an electrically active part of devices, it is first necessary to integrate electronic and optoelectronic functions into conventional cellulose fiber paper. The methods to be developed should be compatible with low processing temperatures, such as the ones used for the development of semiconductor oxide TFTs, which are processed at room temperature [24] [25] [26] [27] [28] [29] . Shown herein is the possibility of using natural cellulose paper fibers simultaneously as substrate and dielectric in nonvolatile selective n-type memory field-effect transistors [17, 18] , whose channel and gate electrode layers are based respectively in multicomponent amorphous active and passive oxide semiconductors, such as GIZO (gallium indium zinc oxide) [24, 30] and IZO (indium zinc oxide) [31] [32] [33] . This opens a new era of lighter, efficient, and reliable disposable electronic devices, the so-called "paper-e" [34] , the green electronics for the future, in opposition to today's' epaper.
Experiments
The devices were processed at room temperature using the rf-sputtering technique, as described elsewhere [16] . One side of the paper was coated with rf-sputtered amorphous GIZO (with a thickness below 50 nm) for use as the active channel layer [24] . The other side of the paper was coated with highly conductive IZO [31] prepared via rf sputtering, for use as the gate electrode [17] . These were complemented by the use of patterned metal layers as source/drain electrodes, connecting all the coated paper fibers. Both the semiconductor and the source/drain regions were patterned using shadow masks. Fig. 1 shows 3D schematics and 2D transverse crosssection representations of the proposed device configuration illustrating the paper fiber distribution and the different layers that constitute the final device. The surface characterization of the cellulose paper was done via scanning electron microscopy (SEM), using an SU-70 FE from Hitachi. Contact angle measurements were performed using a CAM 100 system, where the liquid that was used was deionized water. The contact angle value was obtained by the software using the picture taken immediately when the drop (manually deposited, 5 μl) touched the surface of the sample. Standardless chemical analysis (semiquantitative, using the IQ+ software package) was performed using a PANalytical XRF-WDS 4-kW AXIOS spectrometer under He flow. X-ray diffraction experiments were performed with the Bruker-AXS D8 Disvover in θ-2θ Cu Kα1 line collimated with a Gobël mirror, a two-bounce Ge(220) asymmetry monochromator, and a divergent 0.6 mm slit. A 2θ range from 10 to 90º with a step size of 0.02º, a 0.2 mm detector slit, and an acquisition time of 1 s was used. Thermogravimetry measurements were made using a Rheometric Scientific TG 1000 thermobalance operating under a flowing argon atmosphere to prevent thermoxidative degradation. A heating rate of 10°C/min -1 was used for the analysis of all the samples. The capacitance per unit area and the dielectric constant of the paper were measured via CV and dielectric relaxation spectroscopy. In the lowfrequency range, the capacitance was measured using an Alpha-N analyzer from Novocontrol GmbH, covering a frequency range from 10 -2 Hz to 1 MHz. Samples disks with 20 mm diameters were placed between two goldplated electrodes with the same diameters. The sample capacitor was inserted into a BDS 1200 sample holder. Using a Quatro Cryosystem (±0.5 K), the temperature was kept within the -100 to +50ºC range, including the cryostat (BDS 1100). Novocontrol GmbH supplied all these modules.
The memory devices were characterized in air, at room temperature, and in the dark using a Cascade Microtech M150 microprobe station connected to a semiconductor parameter analyzer (Agilent 4155C). For the write-erase stress test, a square wave was applied to the gate electrode with the use of a Wavetek 395 synthesized arbitrary waveform generator.
Results and Discussion

Paper characteristics
Prior to the deposition of the semiconductor films, the paper was characterized. Fig. 2(a) shows a typical paper SEM micrograph. It can be seen from the image that the paper that was used was constituted by fibers randomly distributed with widths in the order of 10-20 µm. The surface roughness measured via profilometry revealed an average value within the range of 3-4 μm. Fig. 2(b) shows the water contact angle measured for a drop of water on the surface of the cellulose paper, with the morphology shown in Fig. 2(a) , revealing its hydrophobic nature (the contact angle was higher than 90°). This observation was supported by elemental analysis carried out via X-ray fluorescence, where it was found that the paper had about 2% flour. Fig. 3 shows the XRD pattern of the paper, revealing that it had a crystalline structure typically observed in semicrystalline cellulose type I, which is evidenced by the lattice plane (101) at 2θ=15.6° and the lattice plane (200) at 2θ=22.5° [35] . These results are also in accordance with the available data regarding commercial cellulose [36, 37] . The percentage of the degree of crystallinity index (I c ) can also be determined using the empirical method [38] :
(c) Fig. 1 . Schematics of the memory paper transistor: (a) 3D representation showing how real fibers are distributed within the paper bulk and how charges are accumulated; (b) a 3D schematic of the memory paper transistor; and (c) a 2D cross-section of the memory paper transistor FET using a cellulose sheet as the gate dielectric and revealing the other device layers and the materials on which they are based. 
where I (002) is the maximum intensity of the 002 lattice diffraction and I (am) the minimum value between the 002 and 101 lattice diffraction close to 18°, representing the amorphous material in the cellulosic fibers. The result that was obtained shows that I c ≅75%. Considering that hemicellulose has a random amorphous structure, it can be concluded that the paper that was used in this study had a small quantity of hemicellulose. Fig. 4 shows the results of the thermogravimetry analysis (the dependence of the residual mass weight [wt%] on temperature), which allowed the study of the temperature at which the paper decomposes. The data that were obtained revealed two main weight loss regions: the first within the 25-150°C temperature range and the second within the 260-400°C temperature range. The first decomposition region is associated with the moisture and desorption of the low-molecular-weight compounds remaining from the isolation manufacture process. The paper showed moisture losses in 6 wt% amounts within the 25-150°C range. For the second weight loss region, it can be observed that the main decomposition process occurred within the 300-400°C range, where cellulose decomposition takes place [39] . The moisture uptake for the first decomposition region, where a faster initial mass reduction was observed, is related to the hydrophobic tendency presented in this paper [40] , agreeing with the data shown in Fig. 2(b) . Fig. 5 shows the variation of the measured capacitance per unit area (C/A) of the paper as a function of the excitation frequency, for different temperatures. The high values obtained for low frequencies are associated with the space charge accumulation along the disperse net of fibers and interfaces [41] . Moreover, the increase in loss factor (tan δ in the inset of Fig. 5 ) for lower frequencies and higher temperatures suggests that there was charge movement in the bulk of the paper. Three kinds of movement may exist: rotation on fixed sites; short-distance hopping towards the places where the energy barrier for movement is higher, causing charge accumulation; and hopping between sites where the energy barrier is high under AC signals [41] . The first two are associated with the increase in capacitance while the third may contribute to the decrease in resistivity (increase in loss factor; see the behavior of tan δ in the inset of Fig. 5 ). The paper structure and the defects that exist inside it are indeed barriers to charge movement and potentiate charge accumulation.
Determination of the capacitance per unit area
If high-frequency capacitance values will be used (as is normally done for conventional dielectrics), above 4000 cm 2 V -1 s -1 transistor saturation mobility values can be obtained, which is highly unexpected for this type of structure, with orders of magnitude larger than the ones observed for the oxide semiconductor that was used. Taking into account the increase in capacitance as approaching the static regime, however, mobility values within the range of tenths of cm 2 V -1 s -1 , with the same order of magnitude as the ones observed in the conventional GIZO-based TFTs fabricated on n-type silicon wafers and using SiO 2 gate dielectric, can be obtained [23, 29] . To understand this notorious ability of paper to accumulate charge, the contribution of fibers' surfaces to the enhancement of the overall area where charge accumulation may occur can be thought of. That is, it is assumed that the charges are accumulated in the randomdistributed fibers dispersed throughout the paper thickness. As such, the capacitance under static conditions depends on how the fibers are distributed within the gate dielectric volume, which determines the way that the charge will accumulate along them and the corresponding interfaces. Using a simplified approach, the paper is regarded as constituted by a series of planes with W width and L length (the TFT geometric active area) along the paper thickness, where in each plane there is a number n f of fibers distributed parallel to one another, as depicted in Fig. 6(a) . Along these fibers, the process of charge accumulation occurs irrespective of their nature or the type of movement that they may undertake. In each plane, the surface area (A Splane ) will be given by the sum of the surface areas of all the fibers (A f ), which are assumed to be equal. That is:
As an approximation, the number of fibers in each plane will be given by
where b is the width of the fiber and F plane <1 is related to the degree of the fibers' compactness in each plane (the number of fibers that can be placed along the width of each plane). Under these conditions: 
Based on the foregoing, the total surface area of the dielectric (A Spaper ) corresponds to the value determined in equation (4) above, multiplied by the total number of planes (all assumed to be equal) along its thickness d:
where n p , the number of planes that can be placed along thickness d, is given by
where a is the average height of the fibers incorporated in each plane, and F d <1 represents the degree of the planes' compactness along thickness d.
Combining equations (4) to (6) yields the following:
where
If it is considered that the fibers are cylindrical, equation (6) can be simplified into:
From equation (8), the potential trapping sites for charge accumulation can be realized, and consequently, the low-frequency capacitance will be highly dependent on the paper structure (compactness, fibers' diameter, and paper thickness) but also on how the fibers are arranged in it, as straight fibers are regarded as having a length L. In Fig.  6(b) , it can be seen that the fiber surface area may be even higher as it consists of several microfibrils. Moreover, the interior is not compact, which further enhances the paper's ability to accumulate charges. Of course, the paper composition and preparation methods will determine the type of mobile charges that can be accumulated. This will allow the observed experiment values of the capacitance at low frequencies (see Fig. 5 ) to be understood, where an enhancement of more than two orders of magnitude was observed as the static regime was approached.
The memory device
Using the paper with the aforementioned characteristics, the memory devices were fabricated employing the structure shown in Fig. 1(c) . The operation of the device relies on the ability of the paper fibers to exhibit spontaneous polarization. That is, the paper behaves like electrets [42] , with the capability to retain the charge, the function of its structure, and its constitution.
The electronic-transfer characteristics of the memory paper transistors are shown in Fig. 7 and were taken at average temperatures of 25 and 30°C. By applying writing and erasing pulses on the gate (V GS ), a large threshold voltage shift (≅15 V) and an on/off drain current ratio of 3×10 4 were obtained, with the turn-on voltages (V on ) close to 0 V and the estimated saturation mobilities (µ sat ) within the range of 25-45 cm 2 V -1 s -1 .
After undergoing more than 10 3 on-off cycles, the transfer characteristics of the devices remained the same, which means that the devices are stable and exhibit reproducible measurements. That is, information can be written and erased many times without any apparent deterioration of the devices' performance. Apart from that, the devices showed selectivity. That is, if the absolute value of the offstate V GS (erase) is smaller than that of the on-state V GS (write), the charge trapped/stored along the fibers will not be fully removed, which will prevent the pulling down of the drain saturation current (I DS ) towards its off-state value (see Fig. 7 ), leading to a small difference between the ON and OFF states (i.e., to a low channel conductivity modulation, and consequently, to an on/off ratio close to 1). That is, the ON state cannot be erased unless a V GS symmetric to the one used for writing/storing the information is used.
For the devices to be successfully used as memory, they should be able not only to write and erase information but also to store it [42] . Hence, to demonstrate the memory capacity of the devices, after changing them from the OFF to the ON state (write operation, accomplished by a singlesweep transfer characteristic measurement), the gate electrode was opened and I DS evolution with the time monitored for more than 15 h occurred, keeping the drain voltage (V DS ) constant (15 V), as shown in Fig. 8 .
The inset in Fig. 8 (semilog scale) reveals that the experiment points fit an exponential dependence of the current as a function of time, as expected [43] . The initial be- havior that was observed was attributed to a slow charge buildup effect below the channel region, which is related to the charge accumulation along the fibers, whose value depends on the existing defects between the fibers and channel interfaces. After that, a discharge behavior with two distinct mechanisms was observed by fitting the experiment data with an exponential-decay function: a first fast discharge process followed by a slow one that leads to an overall estimated charge retention time above 14,500 h (the time above which the ON current is no longer ten times larger than the OFF current). This behavior is consistent with the C/A measurements made in the paper that was used (see Fig. 5 ) and can be related to the different types of charge movement and the function of the type of defects in the bulk of the paper. After the nine-month fabrication of the devices, their electronic performances did not change, which shows that their flexible and disposable memories are highly environmental stable. Apart from that, more than 50 devices on paper with 2.5×2.5 cm sizes were produced, and they demonstrated similar electronic performances within a disperse window of ±2% values for the devices processed within the same paper or from paper to paper, attesting to the reproducibility and reliability of the devices produced.
For comparison purposes, in Table 1 , the performances of similar nonvolatile memories based on inorganic, organic, and hybrid devices are presented [42] . The data presented clearly show the high performance of the memory paper transistor even at the early and nonoptimized stage, compared with all the organic memory devices [42] . Indeed, the data presented show that the memory paper floating gate transistor has superior performance compared to the ones listed as organic polymers [42, 44] as well as inorganic NFGM [44] and inorganic FeFET [44] , which are the only existing clear-bitted inorganic flash memory devices [44] .
Conclusions
The compatibility of the low-cost self-sustained devices with large-scale/large-area conventional fabrication deposition techniques, along with their excellent electronic performance, including their device reproducibility, stability, very low operating bias, high mobility, and high charge retention times, points to a promising approach involving the use of natural cellulose fiber paper [45] for low-cost, high-performance, flexible, and disposable electronic memories with selective abilities. This will allow writing different information in the same space under different step voltages, which can be recognized or erased only by using the proper writing step voltage. This opens a new era away from the conventional silicon technology, with a plethora of complementary applications, especially in the area of lowcost and disposable devices.
